Digital Design--System Architect
- 30万-36万/年
- 北京
- |
- 5年以上
- |
- 本科
- |
- 全职
职位诱惑: 年终奖金,五险一金,老板nice,技术领先,成长空间大,技能培训
发布时间: 2020-09-20发布
职位描述
Job Description:
1.Responsible for architecture definition according to product specifications;
2.Logic design & implementation by Verilog on module level, and chip integration;
3.Design synthesis, timing analysis, DFT and ATPG;
4.Work closely with backend engineer for chip tape-out;
5.Work closely with application engineer for chip bring-up, debug and solve problem;
6.Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills;
7.Experience with professional verification tools such as System Verilog, VMM/OVM/UVM or System C/Testbuilder, etc. Good knowledge of Perl and shell programming would be an added advantage.
Requirements:
1.Bachelor, Master or above in Electronic, Communications, Microelectronics Engineering and Computer Science;
2.At least 5+ years of experience in digital design based on high-level languages (preferable Verilog), with knowledge of ASIC FE design flow, including coding, simulation, verification, synthesis, DFT and STA;
3.Familiar with EDA tools from Synopsis, Cadence or Mentor, like NC-Verilog, VCS, DC and Prime Time;
4.Familiar with video/image process algorithm is a big plus;
5.Familiar with FPGA prototyping is a big plus;
6.Familiar with mixed signal or SoC design is a big plus;
7.Good written and oral English communication skills.
◆ We provide competitive compensation & benefit package as well as ample opportunities for professional development. Salary negotiable