ASIC Design Engineer
- 30万-60万/年
- 上海
- |
- 工作经验不限
- |
- 本科
- |
- 全职
入职奖是企业为了找到像您一样的人才而设立的奖金
企业会在您入职并通过试用期后一个月内向您发放全额入职奖
摩尔人招聘只展示企业设立的入职奖金,不承担相关连带责任噢
职位诱惑: 年终奖金,五险一金,福利好,老板nice,十五薪,股票期权,技术领先,节日礼物
发布时间: 2021-03-05发布
职位描述
Responsibilities
1.Design high performance and high-quality ASIC modules from specification to RTL implementation
2.Responsible for module level spec creation, RTL coding, Lint/CDC check, synthesis, formal check, and timing closure.
3.Co-work with Verification team/SW team to validate the chip design.
4.Participate in lab bring up and validation, debug and support
5.Real work location is not confined to Shanghai
Skill requirement
1.>1 year hands-on experience in ASIC/FPGA digital design.
2.Master’s degree desired, Bachelor's degree in CS/EE is required.
3.Hands-on experience on Verilog HDL coding and verification
4.Experience of high-performance ASIC design
5.Knowledge of network application is a plus
6.Knowledge of ARM subsystem is a plus
7.Knowledge of System Verilog and UVM verification is a plus
8.Good at Unix/Perl/Python scripting is a plus
9.Highly motivated, positive, detail oriented and responsible
10.Good team player and good communication skills
11.Salary negotiable