ASIC Design Engineer
- 40万-60万/年
- 上海
- |
- 5年以上
- |
- 本科
- |
- 全职
职位诱惑: 年终奖金,技术领先,成长空间大
发布时间: 2020-09-10发布
职位描述
Job Summary :
Ø Design and develop WIFI MAC/Baseband SOC.
Ø The candidate must have strong knowledge of Wireless MAC, SOC and Networking ASIC design. Ideal candidate must have strong background in Hardware Datapath acceleration for Security, Ethernet 802.3 protocol, and Wireless 802.11 ax/ac protocol.
Responsibilities:
Ø Micro-architecture and RTL implementation of WIFI SOC modules from spec.
Ø Deliver RTL and detailed documentation to verification team, work with verification team on test plan and test coverage.
Ø Responsible for ASIC implementation of blocks which include lint, CDC, Synthesis, Timing constraints, formal verification, and STA.
Ø Interface with architecture, software, systems, and verification engineers during chip development stage and bring-up.
Qualifications:
Ø Minimum BS degree in EE Engineering and 10 years of experience. Preferably an MS in Electrical Engineering or computer Engineering;
Ø Experience in the micro-architecture and RTL coding of SOC, Security and Wireless MAC (802.11ax/ac) protocol.
Ø Knowledge of 802.11a/b/g/n/ac/ax protocols, Ethernet 802.3 protocols and Security standards.
Ø Experience in AXI and AHB interconnect fabrics, DMA, DDR controllers, high-speed peripherals (PCIe, SATA, USB), CPU/Cache, MMU/SMMU.
Ø Advanced knowledge of ASIC Design with keen understanding on Performance/Area/Power tradeoff.
Ø Experience in ASIC implementation methodology steps like lint, CDC, Synthesis, formal verification, and STA.
Ø Proficient in Verilog and System Verilog for RTL design or verification.
Ø Experience of post silicon bring-up and debug is a plus.
Ø Excellent communication skills both written and verbal.
Ø Excellent collaboration skills.