- 20万-30万/年
- 上海
- |
- 1-3年
- |
- 本科
- |
- 全职
职位诱惑: 十五薪,股票期权,技术领先,成长空间大
发布时间: 2020-04-02发布
职位描述
JOB DESCRIPTION:
- Perform RTL to GDSII design flow, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, EM/IR;
- Perform Full chip DRC/LVS/ANT/DFM/Timing Closure;
- Aotomate the design flow to promote efficienncy,improve RTL to GDS design flow;
- Participate in next generation physical design, methodology and flow development.
QUALIFICATION:
- BSEE with minimum 1+ year of P&R experience by using Innovus;
-Successful track records of taping out 28/16nm chips;
- Familiar with synthesis/STA flow is prefer;
- Be familiar with RTL to GDSII design flow;
- Be familiar with computer languages such as C, C++, Perl/Skill/TCL/C-shell;
- Self-motivated with good communication skills and team spirit.
职位发布者
Roger Tang 汤冯喆
Recruitment Expert
简历处理用时
简历及时处理率
沪公网安备31011502017136号