对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
景略半导体
Digital IC Design/Verification Engineer
收藏职位
- 12万-18万/年
- 上海
- |
- 应届生/在校生
- |
- 硕士
- |
- 全职
职位诱惑: 五险一金,福利好,老板nice,技术领先,成长空间大,技能培训
发布时间: 2019-06-28发布
职位描述
Description
- As a team member to design and verification next-generation Mixed-Signal Communication SoC
- Digital IC design including synthesis, verification, algorithm implementation, etc.
- Program development in TCL/Python/... to improve productivity
- MS in ME, EE or CS.
- Positive, active, self-motivated and teamwork
- Experiences on Cadence, Synopsys, Mentor EDA tools
- Real tape-out experience is a good plus
- Experiences on verification on FPGA and familiar with FPGA EDA tools is a plus
- Familiar with HW/SW interface, any CPU ISA like RISC-V/ARM/MIPS/... is a plus
职位发布者
郭雄飞
设计总监
7天
简历处理用时
100%