对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
瑷镨瑞思 Espros
数字验证
收藏职位
- 18万-36万/年
- 上海
- |
- 工作经验不限
- |
- 本科
- |
- 全职
职位诱惑: 年终奖金,五险一金,年底双薪,年度旅游,技术领先,通讯津贴
发布时间: 2018-01-22发布
职位描述
- Your Goals and Responsibilities
Design and verify digital circuits in collaboration with other design engineers and project managers in Switzerland and China.
Develop different public and proprietary Bus Protocol.
Develop DSP blocks such as filter and decimators, CPUs as well as controllers.
Run Synthesis and STA according to industry flows and ESPROS in-house flows
Verify design according to espros verification flow and rules
Support production Evaluation and mass production et.
- Your Profile
BSEE with 5+ (or MSEE with 3+) experience in ASIC design or verification for Senior Digital Design Engineer.
Self-motivated to drive for excellence, Must be a team-player and self-disciplined and well-organized.
Good oral and written skills in English.
Profound knowledge on image sensor is a plus.
- Your chance
Espros Photonics offers the opportunity to work for a young, dynamic and rapidly expanding high-tech company that offers its staff a stimulating career in the growing sensor IC industry.
Espros photonics produces world leading 3D-TOF image sensor that are widely used in Auto, Robot and other industrial sectors. Please visit our website on www.espros.com for more information.
职位发布者
Yoyo
HR
7天
简历处理用时
100%