- 13万-15万/年
- 上海
- |
- 应届生/在校生
- |
- 硕士
- |
- 全职
职位诱惑: 年终奖金,年底双薪,股票期权,技能培训,五险一金,福利好,老板nice,年度旅游,技术领先,成长空间大,节日礼物
发布时间: 2017-11-23发布
职位描述
Job Requirement
1. Highly efficient in Verilog RTL coding
2. Hands-on experience on ASIC/FPGA design, verification flows, methodologies, network protocol Validation
3. Good understanding of modulator/demodulator design related techniques is a plus
4. Hands-on experience on Ethernet MAC/Switch/Network processing accelerator or 802.11 MAC ASIC/FPGA implementation and verification is a plus
6. Good document skills in english
7. Expertise in verification methodology such as systemVerilog/UVM is a plus and highly desired
8. Bachelor's or master's degree in semiconductor, electronic engineering or relevant speciality
Job Responsibilities
1 .Perform full cycle of IP development responsibilities, from circuit simulation, FPGA verification to chip validation.
2. communication IP/IC design, implementation and verification
职位发布者
王津福
技术专家
简历处理用时
简历及时处理率
沪公网安备31011502017136号